Texas Instruments SN74ALVC7813-40DL
- Part Number:
- SN74ALVC7813-40DL
- Manufacturer:
- Texas Instruments
- Ventron No:
- 3210390-SN74ALVC7813-40DL
- Description:
- IC 64X18 SYNC FIFO MEM 56-SSOP
- Datasheet:
- SN74ALVC7813
Texas Instruments SN74ALVC7813-40DL technical specifications, attributes, parameters and parts with similar specifications to Texas Instruments SN74ALVC7813-40DL.
- Mounting TypeSurface Mount
- Package / Case56-BSSOP (0.295, 7.50mm Width)
- Surface MountYES
- Operating Temperature0°C~70°C
- PackagingTube
- Series74ALVC
- JESD-609 Codee4
- Pbfree Codeyes
- Part StatusObsolete
- Moisture Sensitivity Level (MSL)3 (168 Hours)
- Number of Terminations56
- Terminal FinishNICKEL PALLADIUM GOLD
- TechnologyCMOS
- Voltage - Supply3V~3.6V
- Terminal PositionDUAL
- Terminal FormGULL WING
- Peak Reflow Temperature (Cel)260
- Supply Voltage3.3V
- Terminal Pitch0.635mm
- JESD-30 CodeR-PDSO-G56
- FunctionSynchronous
- Current - Supply (Max)40μA
- Qualification StatusCOMMERCIAL
- Supply Voltage-Max (Vsup)3.6V
- Supply Voltage-Min (Vsup)3V
- Memory Size1.125K 64 x 18
- Access Time20ns
- Data Rate25MHz
- Organization64X18
- Memory Width18
- Memory Density1152 bit
- Parallel/SerialPARALLEL
- Bus DirectionalUni-Directional
- Retransmit CapabilityNo
- Programmable Flags SupportYes
- Output EnableYES
- Expansion TypeWidth
- Cycle Time40 ns
- Height Seated (Max)2.79mm
- Length18.415mm
- Width7.5mm
- RoHS StatusROHS3 Compliant
SN74ALVC7813-40DL Overview
The manufacturer of this component is Texas Instruments. It is a type of Logic - FIFOs Memory chip, falling under the category of Logic - FIFOs Memory. It has an operating temperature range of 0°C to 70°C and is free of lead (Pbfree). The required voltage supply for this chip is between 3V and 3.6V, with a maximum supply voltage of 3.6V and a minimum of 3V. The access time for this chip is 20 nanoseconds. It has an organization of 64X18, meaning it has 64 data inputs and 18 data outputs. This chip also supports programmable flags. The expansion type for this chip is width, meaning it can be expanded horizontally. Its length measures 18.415mm.
SN74ALVC7813-40DL Features
1.125K 64 x 18 memory size
74ALVC series
SN74ALVC7813-40DL Applications
There are a lot of Rochester Electronics, LLC SN74ALVC7813-40DL FIFOs Memory applications.
Communications Systems
Buses
Data-acquisition systems
Portable Information Devices
Down-Hole Energy Drilling
Computer networks
High-speed disk
Cardiac Monitoring Device
IP Radio
Tape controllers
The manufacturer of this component is Texas Instruments. It is a type of Logic - FIFOs Memory chip, falling under the category of Logic - FIFOs Memory. It has an operating temperature range of 0°C to 70°C and is free of lead (Pbfree). The required voltage supply for this chip is between 3V and 3.6V, with a maximum supply voltage of 3.6V and a minimum of 3V. The access time for this chip is 20 nanoseconds. It has an organization of 64X18, meaning it has 64 data inputs and 18 data outputs. This chip also supports programmable flags. The expansion type for this chip is width, meaning it can be expanded horizontally. Its length measures 18.415mm.
SN74ALVC7813-40DL Features
1.125K 64 x 18 memory size
74ALVC series
SN74ALVC7813-40DL Applications
There are a lot of Rochester Electronics, LLC SN74ALVC7813-40DL FIFOs Memory applications.
Communications Systems
Buses
Data-acquisition systems
Portable Information Devices
Down-Hole Energy Drilling
Computer networks
High-speed disk
Cardiac Monitoring Device
IP Radio
Tape controllers
SN74ALVC7813-40DL More Descriptions
FIFO Mem Sync Dual Width Uni-Dir 64 x 18 56-Pin SSOP Tube
74ALVC7813 Width Tube 74ALVC fifo memory 25MHz 40muA 0.635mm 40ns
IC FIFO SYNC 64X18 20NS 56SSOP
IC 64X18 SYNC FIFO MEM 56-SSOP
IC REG LIN 5V 300MA 8DSO E-PAD
FIFO, 64X18, 20NS, SYNCHRONOUS
The SN74ALVC7813 is suited for buffering asynchronous data paths up to 50-MHz clock rates and 13-ns access times. This device is designed for 3-V to 3.6-V VCC operation. Two devices can be configured for bidirectional data buffering without additional logic. The write clock (WRTCLK) and read clock (RDCLK) are free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and input ready (IR) is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low and output ready (OR) is high. The first word written to memory is clocked through to the output buffer, regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the output buffer. The FIFO can be reset asynchronously to WRTCLK and RDCLK. Reset (RESET) must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be reset upon power up. The SN74ALVC7813 is characterized for operation from 0C to 70C.
74ALVC7813 Width Tube 74ALVC fifo memory 25MHz 40muA 0.635mm 40ns
IC FIFO SYNC 64X18 20NS 56SSOP
IC 64X18 SYNC FIFO MEM 56-SSOP
IC REG LIN 5V 300MA 8DSO E-PAD
FIFO, 64X18, 20NS, SYNCHRONOUS
The SN74ALVC7813 is suited for buffering asynchronous data paths up to 50-MHz clock rates and 13-ns access times. This device is designed for 3-V to 3.6-V VCC operation. Two devices can be configured for bidirectional data buffering without additional logic. The write clock (WRTCLK) and read clock (RDCLK) are free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and input ready (IR) is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low and output ready (OR) is high. The first word written to memory is clocked through to the output buffer, regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the output buffer. The FIFO can be reset asynchronously to WRTCLK and RDCLK. Reset (RESET) must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be reset upon power up. The SN74ALVC7813 is characterized for operation from 0C to 70C.
Popular Search Part Number
Related Keywords
Search Tags
Latest News
-
24 January 2024
ESP8266 Characteristics, Structure, Application Fields and Other Details
Ⅰ. What is ESP8266?Ⅱ. Characteristics of ESP8266 moduleⅢ. Hardware interface of ESP8266Ⅳ. Development method of ESP8266Ⅴ. Structure of ESP8266Ⅵ. What are the working modes of ESP8266?Ⅶ. What are... -
24 January 2024
ULN2803A Darlington Transistor Specifications, Characteristics, Working Principle and More
Ⅰ. Overview of ULN2803AⅡ. Specifications of ULN2803AⅢ. Characteristics of ULN2803AⅣ. Schematic diagram of ULN2803AⅤ. How does ULN2803A work?Ⅵ. Where is ULN2803A used?Ⅶ. Application circuit of ULN2803AⅧ. How to... -
25 January 2024
XC6206P332MR Voltage Regulator Manufacturer, Working principle, Characteristics and More
Ⅰ. Description of XC6206P332MRⅡ. Manufacturer of XC6206P332MRⅢ. Technical parameters of XC6206P332MRⅣ. Working principle of XC6206P332MRⅤ. Block diagram of XC6206P332MRⅥ. Characteristics of XC6206P332MRⅦ. Precautions for using XC6206P332MRⅧ. How to... -
25 January 2024
IRS2092S Audio Amplifier Technical Parameters, Alternatives, Applications and Other Details
Ⅰ. Overview of IRS2092SⅡ. Manufacturer of IRS2092SⅢ. Technical parameters of IRS2092SⅣ. How does IRS2092S work?Ⅴ. Circuit diagram of IRS2092SⅥ. Where is IRS2092S used?Ⅶ. What should we pay attention...
Help you to save your cost and time.
Reliable package for your goods.
Fast Reliable Delivery to save time.
Quality premium after-sale service.