Texas Instruments CDC516DGG
- Part Number:
- CDC516DGG
- Manufacturer:
- Texas Instruments
- Ventron No:
- 5203585-CDC516DGG
- Description:
- 3.3-V phase lock loop clock driver with 3-state outputs
- Datasheet:
- cdc516
- FunctionZero-delay
- Additive RMS jitter (typ) (fs)200
- Output frequency (max) (MHz)125
- Number of outputs16
- Output supply voltage (V)3.3
- Core supply voltage (V)3.3
- Output skew (ps)200
- Operating temperature range (°C)0 to 70
- RatingCatalog
- Output typeTTL
- Input typeTTL
The CDC516 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC516 operates at 3.3-V VCC and is designed to drive up to five clock loads per output.
Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AVCC to ground.
The CDC516 is characterized for operation from 0°C to 70°C.
PLL Based Clock Driver, 516 Series, 16 True Output(s), 0 Inverted Output(s), PDSO48
PLL Clock Driver Single 25MHz to 125MHz 48-Pin TSSOP Tube
Clock Generator 1Clock Inputs 48-Pin TSSOP Tube
LVTTL PLL Clock Driver 48-TFSOP (0.240 6.10mm Width) CDC516 clock generator ic 3.6V 125MHz 20muA 12.5mm
CDC516 3.3V PHASE LOCK LOOP CLOC
Latest News
-
17 January 2024
MCF5282CVM66 Microcontroller Replacements, Structure, Working Principle and Other Details
Ⅰ. MCF5282CVM66 overviewⅡ. Structure and working principle of MCF5282CVM66Ⅲ. Specifications of MCF5282CVM66Ⅳ. What are the advantages and disadvantages of MCF5282CVM66?Ⅴ. Purpose of MCF5282CVM66Ⅵ. Market trend of MCF5282CVM66Ⅶ. Precautions... -
17 January 2024
DS18B20 Digital Temperature Sensor Structure, Features, Applications and More
Ⅰ. What is DS18B20?Ⅱ. Internal structure of DS18B20Ⅲ. Features of DS18B20 sensorⅣ. How does DS18B20 work?Ⅴ. Symbol, footprint and pin configuration of DS18B20Ⅵ. Driving principle of DS18B20Ⅶ. Where... -
18 January 2024
What is the BTN8982TA Bridge and How Does it Work?
Ⅰ. Introduction to BTN8982TAⅡ. Block diagram of BTN8982TAⅢ. Specifications of BTN8982TAⅣ. Working principle of BTN8982TAⅤ. BTN8982TA symbol, footprint and pin configurationⅥ. Features of BTN8982TAⅦ. Application fields of BTN8982TABTN8982TA... -
18 January 2024
TPS51200DRCR: Advanced Regulator Solution for DDR Termination
Ⅰ. Overview of TPS51200DRCRⅡ. Technical parameters of TPS51200DRCRⅢ. What are the advantages of TPS51200DRCR?Ⅳ. Absolute maximum ratings of TPS51200DRCRⅤ. How to use TPS51200DRCR?Ⅵ. Where is TPS51200DRCR used?Ⅶ. TPS51200DRCR...
Help you to save your cost and time.
Reliable package for your goods.
Fast Reliable Delivery to save time.
Quality premium after-sale service.