Texas Instruments 8101602EA
- Part Number:
- 8101602EA
- Manufacturer:
- Texas Instruments
- Ventron No:
- 6370065-8101602EA
- Description:
- CMOS Presettable Up/Down Counter
- Datasheet:
- cd4029b-mil
- FunctionCounter
- Bits (#)4
- Technology familyCD4000
- Supply voltage (min) (V)3
- Supply voltage (max) (V)18
- Input typeStandard CMOS
- Output typePush-Pull
- FeaturesBalanced outputs
- Operating temperature range (°C)-55 to 125
- RatingMilitary
CD4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN\ (CLOCK ENABLE\), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAN signals, Q1, Q2, Q3, Q4 and a CARRY OUT\ signal are provided as outputs.
A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN\ and PRESET ENALBE signals are low. Advancement is inhibited when the CARRY-IN\ or PRESET ENABLE signals are high. The CARRY-OUT\ signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY-IN\ signal is low. The CARRY-IN\ signal in the low state can thus be considered a CLOCK ENABLE\. The CARRY-IN\ terminal must be connected to VSS when not in use.
Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BINARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low. Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Fig. 17.
Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.
The CD4029B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
4000/14000/40000 SERIES SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER CDIP16
CMOS Presettable Up/Down Counter 16-CDIP -55 to 125
Counter Single 4-Bit Async Binary/Decade UP/Down 16-Pin CDIP Tube
CD4029B-MIL CMOS PRESETTABLE UP/
Latest News
-
27 February 2024
LD7575PS Manufacturer, Advantages and Disadvantages and Other Details
Ⅰ. What is LD7575PS?Ⅱ. Pins and functions of LD7575PSⅢ. Manufacturer of LD7575PSⅣ. How does LD7575PS achieve stable output voltage?Ⅴ. Block diagram of LD7575PSⅥ. What is the performance of... -
27 February 2024
BQ32000DR Structure, Technical Parameters, Layout Guidelines and Applications
Ⅰ. Overview of BQ32000DRⅡ. Structure of BQ32000DRⅢ. Simplified schematic of BQ32000DRⅣ. Technical parameters of BQ32000DRⅤ. Layout guidelines for BQ32000DRⅥ. Where to use BQ32000DR?Ⅶ. How does the backup power... -
28 February 2024
An In-Depth Look at the TXS0108ERGYR: A Solution for Logic Level Conversion
Ⅰ. TXS0108ERGYR overviewⅡ. Specifications of TXS0108ERGYRⅢ. Recommended operating conditions of TXS0108ERGYRⅣ. Advantages of TXS0108ERGYRⅤ. Functional block diagram of TXSO108ERGYRⅥ. Application areas of TXS0108ERGYRⅦ. Wiring and circuit design of... -
28 February 2024
MAX232IDR Characteristics, Specifications, Application Fields and Working Principle
Ⅰ. Description of MAX232IDRⅡ. What are the characteristics of MAX232IDR?Ⅲ. Specifications of MAX232IDRⅣ. Parameter measurement information of MAX232IDRⅤ. Application fields of MAX232IDRⅥ. Application examples of MAX232IDRⅦ. How does...
Help you to save your cost and time.
Reliable package for your goods.
Fast Reliable Delivery to save time.
Quality premium after-sale service.