Texas Instruments SN74SSTUB32866ZWLR
- Part Number:
- SN74SSTUB32866ZWLR
- Manufacturer:
- Texas Instruments
- Ventron No:
- 3715974-SN74SSTUB32866ZWLR
- Description:
- 25-bit configurable registered buffer with address-parity test
- Datasheet:
- sn74sstub32866
- FunctionMemory interface
- Output frequency (max) (MHz)410
- Number of outputs25
- Output supply voltage (V)1.8
- Core supply voltage (V)1.8
- FeaturesDDR2 register
- Operating temperature range (°C)-40 to 85
- RatingCatalog
- Output typeSSTL-18
- Input typeSSTL-18
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.
All inputs are SSTL_18, except the reset (RESET) and control (Cn) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications, except the open-drain error (QERR) output.
The SN74SSTUB32866 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.
The SN74SSTUB32866 accepts a parity bit from the memory controller on the parity bit (PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs (D2-D3, D5-D6, D8-D25 when C0 = 0 and C1 = 0; D2-D3, D5-D6, D8-D14 when C0 = 0 and C1 = 1; or D1-D6, D8-D13 when C0 = 1 and C1 = 1) and indicates whether a parity error has occurred on the open-drain QERR pin (active low). The convention is even parity; i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs, combined with the parity input bit. To calculate parity, all DIMM-independent data inputs must be tied to a known logic state.
When used as a single device, the C0 and C1 inputs are tied low. In this configuration, parity is checked on the PAR_IN input signal, which arrives one cycle after the input data to which it applies. Two clock cycles after the data are registered, the corresponding partial-parity-out (PPO) and QERR signals are generated.
When used in pairs, the C0 input of the first register is tied low, and the C0 input of the second register is tied high. The C1 input of both registers are tied high. Parity, which arrives one cycle after the data input to which it applies, is checked on the PAR_IN input signal of the first device. Two clock cycles after the data are registered, the corresponding PPO and QERR signals are generated on the second device. The PPO output of the first register is cascaded to the PAR_IN of the second SN74SSTUB32866. The QERR output of the first SN74SSTUB32866 is left floating, and the valid error information is latched on the QERR output of the second SN74SSTUB32866.
If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or until RESET is driven low. If two or more consecutive parity errors occur, the QERR output is driven low and latched low for a clock duration equal to the parity-error duration or until RESET is driven low. The DIMM-dependent signals (DCKE, DCS, DODT, and CSR) are not included in the parity-check computation.
The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration, the A6, D6, and H6 terminals are driven low and are do-not-use (DNU) pins.
In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is cleared, and the data outputs are driven low quickly, relative to the time required to disable the differential input receivers. However, when coming out of reset, the register becomes active quickly, relative to the time required to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the SN74SSTUB32866 ensures that the outputs remain low, thus ensuring there will be no glitches on the output.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.
The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low, except QERR. The LVCMOS RESET and Cn inputs always must be held at a valid logic high or low level.
The device also supports low-power active operation by monitoring both system chip select (DCS and CSR) inputs and gates the Qn and PPO outputs from changing states when both DCS and CSR inputs are high. If either DCS or CSR input is low, the Qn and PPO outputs function normally. Also, if the internal low-power signal (LPS1) is high (one cycle after DCS and CSR go high), the device gates the QERR output from changing states. If LPS1 is low, the QERR output functions normally. The RESET input has priority over the DCS and CSR control and, when driven low, forces the Qn and PPO outputs low and forces the QERR output high. If the DCS control functionality is not desired, the CSR input can be hard-wired to ground, in which case the setup-time requirement for DCS is the same as for the other D data inputs. To control the low-power mode with DCS only, the CSR input should be pulled up to VCC through a pullup resistor.
The two VREF pins (A3 and T3) are connected together internally by approximately 150. However, it is necessary to connect only one of the two VREF pins to the external VREF power supply. An unused VREF pin should be terminated with a VREF coupling capacitor.
SSTU SERIES POSITIVE EDGE TRIGGERED D FLIP-FLOP TRUE OUTPUT PBGA96
Registered Buffer Single-Element 25-CH CMOS 96-Pin BGA T/R
PBGA-96(5.6x13.6) Special Logic ICs ROHS
IC CONFIG REG BUFFER 25BIT 96BGA
SN74SSTUB32866 25-BIT CONFIGURAB
Latest News
-
02 November 2023
S8050 Bipolar Transistor: Manufacturer, Specifications, S8050 vs SS8050 and More Details
Ⅰ. Introduction to S8050 transistorⅡ. Manufacturer of S8050 transistorⅢ. Specifications of S8050 transistorⅣ. Symbol, footprint and pin configuration of S8050 transistorⅤ. What are the features of S8050 transistor?Ⅵ.... -
03 November 2023
ULN2003AD Equivalents, Symbol, Working Principle and Layout Guidelines
Ⅰ. Overview of ULN2003ADⅡ. Symbol, footprint and pin configuration of ULN2003ADⅢ. Features of ULN2003ADⅣ. Technical parameters of ULN2003ADⅤ. Working principle of ULN2003ADⅥ. Layout guidelines for ULN2003ADⅦ. What are... -
03 November 2023
TCA9548APWR Symbol, Features, Layout Guidelines and TCA9548APWR vs PCA9548APW-T
Ⅰ. What is a multiplexer?Ⅱ. Overview of TCA9548APWRⅢ. TCA9548APWR symbol, footprint and pin configurationⅣ. What are the features of TCA9548APWR?Ⅴ. Technical parameters of TCA9548APWRⅥ. Layout guidelines for TCA9548APWRⅦ.... -
06 November 2023
LM393M Comparator: Equivalents, Features and Layout Guidelines
Ⅰ. Overview of LM393M comparatorⅡ. Symbol, footprint and pin configuration of LM393M comparatorⅢ. Features of LM393M comparatorⅣ. Technical parameters of LM393M comparatorⅤ. Layout guidelines for LM393M comparatorⅥ. Applications...
Help you to save your cost and time.
Reliable package for your goods.
Fast Reliable Delivery to save time.
Quality premium after-sale service.