LFE2M50SE-7FN672C

Lattice Semiconductor Corporation LFE2M50SE-7FN672C

Part Number:
LFE2M50SE-7FN672C
Manufacturer:
Lattice Semiconductor Corporation
Ventron No:
4542440-LFE2M50SE-7FN672C
Description:
IC FPGA 372 I/O 672FBGA
ECAD Model:
Datasheet:
LFE2M50SE-7FN672C

Quick Request Quote

Please send RFQ , We will respond immediately.

Part Number
Quantity
Company
E-mail
Phone
Comments
Specifications
Lattice Semiconductor Corporation LFE2M50SE-7FN672C technical specifications, attributes, parameters and parts with similar specifications to Lattice Semiconductor Corporation LFE2M50SE-7FN672C.
  • Factory Lead Time
    8 Weeks
  • Mount
    Surface Mount
  • Mounting Type
    Surface Mount
  • Package / Case
    672-BBGA
  • Number of Pins
    672
  • Operating Temperature
    0°C~85°C TJ
  • Packaging
    Tray
  • Published
    2012
  • Series
    ECP2M
  • JESD-609 Code
    e1
  • Pbfree Code
    yes
  • Part Status
    Active
  • Moisture Sensitivity Level (MSL)
    3 (168 Hours)
  • Number of Terminations
    672
  • ECCN Code
    EAR99
  • Terminal Finish
    Tin/Silver/Copper (Sn96.5Ag3.0Cu0.5)
  • HTS Code
    8542.39.00.01
  • Subcategory
    Field Programmable Gate Arrays
  • Voltage - Supply
    1.14V~1.26V
  • Terminal Position
    BOTTOM
  • Terminal Form
    BALL
  • Peak Reflow Temperature (Cel)
    250
  • Supply Voltage
    1.2V
  • Terminal Pitch
    1mm
  • Reflow Temperature-Max (s)
    30
  • Base Part Number
    LFE2M50
  • Pin Count
    672
  • Number of Outputs
    372
  • Operating Supply Voltage
    1.2V
  • Memory Size
    531kB
  • Number of I/O
    372
  • RAM Size
    518.4kB
  • Clock Frequency
    420MHz
  • Programmable Logic Type
    FIELD PROGRAMMABLE GATE ARRAY
  • Number of Logic Elements/Cells
    48000
  • Total RAM Bits
    4246528
  • Number of LABs/CLBs
    6000
  • Combinatorial Delay of a CLB-Max
    0.304 ns
  • Number of Logic Cells
    50000
  • Height Seated (Max)
    2.6mm
  • Length
    27mm
  • Width
    27mm
  • Radiation Hardening
    No
  • RoHS Status
    Non-RoHS Compliant
  • Lead Free
    Lead Free
Description
LFE2M50SE-7FN672C Overview
This product features a surface mount mounting type, making it easy to install and secure on a surface. The package or case is a 672-BBGA, providing a compact and efficient design. With 672 pins, this product offers a wide range of connectivity options. It also meets JESD-609 Code e1 standards, ensuring high-quality performance. The terminal finish is Tin/Silver/Copper (Sn96.5Ag3.0Cu0.5), providing durability and reliability. The peak reflow temperature is 250°C, ensuring stable and consistent operation. This product also boasts a 518.4kB RAM size and 48000 logic elements/cells, allowing for efficient data processing. The combinatorial delay of a CLB-Max is 0.304 ns, providing fast and accurate results. With a length of 27mm, this product offers a compact and space-saving solution for various applications.

LFE2M50SE-7FN672C Features
372 I/Os
Up to 4246528 RAM bits
672 LABs/CLBs

LFE2M50SE-7FN672C Applications
There are a lot of Lattice Semiconductor Corporation LFE2M50SE-7FN672C FPGAs applications.

Enterprise networking
Device controllers
Medical ultrasounds
Medical imaging
Medical Electronics
Radar and Sensors
Scientific Instruments
Automotive driver's assistance
Broadcast
Aerospace and Defense
LFE2M50SE-7FN672C More Descriptions
FPGA LatticeECP2M Family 48000 Cells 90nm Technology 1.2V 672-Pin FBGA Tray
Complex Programmable Logic Devices - CPLDs 48K LUTs 372 S Ser Memory DSP 1.2V 7SPD
48K LUTs 372 I/O S-Series SERDES Memory DSP 1.2V -7 Speed
Latticeecp2M ; S-Series; 50K Luts; 1.2V Rohs Compliant: Yes |Lattice Semiconductor LFE2M50SE-7FN672C
Certification
  • ISO 9001
  • ISO 13485
  • ISO 45001
  • ASA
  • ESD
  • DUNS
  • SMTA
  • ROHS

Latest News

  • 18 January 2024

    What is the BTN8982TA Bridge and How Does it Work?

    Ⅰ. Introduction to BTN8982TAⅡ. Block diagram of BTN8982TAⅢ. Specifications of BTN8982TAⅣ. Working principle of BTN8982TAⅤ. BTN8982TA symbol, footprint and pin configurationⅥ. Features of BTN8982TAⅦ. Application fields of BTN8982TABTN8982TA...
  • 18 January 2024

    TPS51200DRCR: Advanced Regulator Solution for DDR Termination

    Ⅰ. Overview of TPS51200DRCRⅡ. Technical parameters of TPS51200DRCRⅢ. What are the advantages of TPS51200DRCR?Ⅳ. Absolute maximum ratings of TPS51200DRCRⅤ. How to use TPS51200DRCR?Ⅵ. Where is TPS51200DRCR used?Ⅶ. TPS51200DRCR...
  • 19 January 2024

    TXB0104PWR Alternatives, Package, Specifications and Applications

    Ⅰ. TXB0104PWR overviewⅡ. Operating principle of TXB0104PWRⅢ. Package of TXB0104PWRⅣ. Specifications of TXB0104PWRⅤ. How to use TXB0104PWR?Ⅵ. What are the applications of TXB0104PWR?Ⅶ. How does TXB0104PWR realize automatic...
  • 19 January 2024

    The Best Tutorial for ISO3082DWR

    Ⅰ. Overview of ISO3082DWRⅡ. Technical parameters of ISO3082DWRⅢ. What are the characteristics of ISO3082DWR?Ⅳ. How does ISO3082DWR work?Ⅴ. ISO3082DWR symbol, footprint and pin configurationⅥ. Layout principles of ISO3082DWRⅦ....
  • cost

    Help you to save your cost and time.

  • package

    Reliable package for your goods.

  • fast

    Fast Reliable Delivery to save time.

  • service

    Quality premium after-sale service.