Texas Instruments CDCVF2510APWR
- Part Number:
- CDCVF2510APWR
- Manufacturer:
- Texas Instruments
- Ventron No:
- 6225840-CDCVF2510APWR
- Description:
- 3.3-V phase-lock loop clock driver with power down mode
- Datasheet:
- cdcvf2510a
- FunctionMemory interface
- Additive RMS jitter (typ) (fs)70
- Output frequency (max) (MHz)175
- Number of outputs10
- Output supply voltage (V)3.3
- Core supply voltage (V)3.3
- Output skew (ps)100
- FeaturesSDR
- Operating temperature range (°C)0 to 85
- RatingCatalog
- Output typeLVTTL
- Input typeLVTTL
The CDCVF2510A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. The CDCVF2510A uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDCVF2510A operates at a 3.3-V VCC and also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of 10 outputs provides 10 low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Outputs are enabled or disabled via the control (G) input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state. The device automically goes into power-down mode when no input signal (< 1 MHz) is applied to CLK; the outputs go into a low state.
Unlike many products containing PLLs, the CDCVF2510A does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDCVF2510A requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, a fixed-phase signal at CLK, or following any changes to the PLL reference or feedback signals. The PLL can be bypassed by strapping AVCC to ground to use as a simple clock buffer.
The CDCVF2510A is characterized for operation from 0°C to 85°C.
PLL Based Clock Driver, 2510 Series, 10 True Output(s), 0 Inverted Output(s), PDSO24
LVTTL PLL Clock Driver 24-TSSOP (0.173 4.40mm Width) CDCVF2510 clock generator ic 3.6V 175MHz 40muA 7.8mm
Clock Generator 2Clock Inputs 24-Pin TSSOP T/R
Clock Drivers & Distribution 3.3V Ph-Lock Loop Clock Driver
CDCVF2510A 3.3-V PHASE-LOCK LOOP
Latest News
-
03 April 2024
ADUM1201BRZ-RL7 Alternatives, Specifications, Application and More
Ⅰ. Overview of ADUM1201BRZ-RL7Ⅱ. Specifications of ADUM1201BRZ-RL7Ⅲ. Propagation delay-related parametersⅣ. Application of ADUM1201BRZ-RL7Ⅴ. How to evaluate the performance of ADUM1201BRZ-RL7?Ⅵ. Functional block diagram of ADUM1201BRZ-RL7Ⅶ. PCB layout of... -
03 April 2024
SG3525 PWM IC Characteristics, Internal Structure, Working Principle and SG3525 vs SG3524
Ⅰ. Description of SG3525Ⅱ. Characteristics of SG3525Ⅲ. Internal structure and working principle of SG3525Ⅳ. Representative block diagram of SG3525Ⅴ. Application circuit of SG3525Ⅵ. How to adjust the frequency... -
07 April 2024
ATMEGA16A-AU Microcontroller: Characteristics, Structure, Technical Parameters and Package
Ⅰ. ATMEGA16A-AU overviewⅡ. Characteristics of ATMEGA16A-AUⅢ. Structure and functions of ATMEGA16A-AUⅣ. Technical parameters of ATMEGA16A-AUⅤ. Power consumption management of ATMEGA16A-AUⅥ. Application of ATMEGA16A-AUⅦ. ATMEGA16A-AU packageⅧ. How to build... -
07 April 2024
BTS5030-1EJA Alternatives, Specification, Pinout, Features and Application
Ⅰ. BTS5030-1EJA overviewⅡ. BTS5030-1EJA specificationⅢ. Protection function of BTS5030-1EJAⅣ. Features of BTS5030-1EJAⅤ. How does BTS5030-1EJA realize real-time monitoring of the working status of the circuit?Ⅵ. BTS5030-1EJA pinout and...
Help you to save your cost and time.
Reliable package for your goods.
Fast Reliable Delivery to save time.
Quality premium after-sale service.