Texas Instruments CD54HC297F3A
- Part Number:
- CD54HC297F3A
- Manufacturer:
- Texas Instruments
- Ventron No:
- 6370637-CD54HC297F3A
- Description:
- High Speed CMOS Logic Digital Phase-Locked-Loop
- Datasheet:
- cd54hc297
- Technology familyHC
- Bits (#)1
- Supply voltage (min) (V)2
- Supply voltage (max) (V)6
- Input typeStandard CMOS
- Output typePush-Pull
- Supply current (max) (μA)160
- IOL (max) (mA)5.2
- IOH (max) (mA)-7.8
- Operating temperature range (°C)-55 to 125
- RatingMilitary
The HC297 and CD74HCT297 are high-speed silicon gate CMOS devices that are pin-compatible with low power Schottky TTL (LSTTL).
These devices are designed to provide a simple, cost-effective solution to high-accuracy, digital, phase-locked-loop applications. They contain all the necessary circuits, with the exception of the divide-by-N counter, to build first-order phase-locked-loops.
Both EXCLUSIVE-OR (XORPD) and edge-controlled phase detectors (ECPD) are provided for maximum flexibility. The input signals for the EXCLUSIVE-OR phase detector must have a 50% duty factor to obtain the maximum lock-range.
Proper partitioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation (see Figure 2) or to cascade to higher order phase-locked-loops.
The length of the up/down K-counter is digitally programmable according to the K-counter function table. With A, B, C and D all LOW, the K-counter is disabled. With A HIGH and B, C and D LOW, the K-counter is only three stages long, which widens the bandwidth or capture range and shortens the lock time of the loop. When A, B, C and D are all programmed HIGH, the K-counter becomes seventeen stages long, which narrows the bandwidth or capture range and lengthens the lock time. Real-time control of loop bandwidth by manipulating the A to D inputs can maximize the overall performance of the digital phase-locked-loop.
The HC297 and CD74HCT297 can perform the classic first order phase-locked-loop function without using analog components. The accuracy of the digital phase-locked-loop (DPLL) is not affected by VCC and temperature variations but depends solely on accuracies of the K-clock and loop propagation delays.
Lead Tin DUAL MILITARY CMOS clock generator circuit -55C 43ns 19.56mm 0.0052A
PLL Single 16-Pin CDIP Tube
Latest News
-
11 March 2024
BTS50085-1TMA Specifications, Functions, Purpose and More
Ⅰ. What is BTS50085-1TMA?Ⅱ. Specifications of BTS50085-1TMAⅢ. What are the functions of BTS50085-1TMA?Ⅳ. Inverse load current operation of BTS50085-1TMAⅤ. Externally adjustable current limit of BTS50085-1TMAⅥ. How to use... -
11 March 2024
LM317: Ideal for Adjustable, High-Efficiency Three-Terminal Regulators
Ⅰ. Introduction to LM317Ⅱ. The function of LM317 adjustable voltage stabilized power supply voltage stabilizing circuitⅢ. Soft-start circuit of LM317Ⅳ. Minimum stable operating current of LM317Ⅴ. Calculation of... -
12 March 2024
MPU-6050 Manufacturer, Working Principle, Application and Package
Ⅰ. Introduction to MPU-6050Ⅱ. Manufacturer of MPU-6050Ⅲ. Internal block diagram of MPU-6050Ⅳ. How does the MPU-6050 work?Ⅴ. Where is MPU-6050 used?Ⅵ. Package of MPU-6050Ⅶ. How to reduce the... -
12 March 2024
74LS48 Function, Wiring Method, Application and 74LS48 vs 74HC48
Ⅰ. What is 74LS48?Ⅱ. 74LS48 function and principleⅢ. Wiring method of 74LS48Ⅳ. 74LS48 series logic function and truth tableⅤ. Counter example based on 74LS48Ⅵ. Where is 74LS48 used?Ⅶ....
Help you to save your cost and time.
Reliable package for your goods.
Fast Reliable Delivery to save time.
Quality premium after-sale service.