Analog Devices Inc. AD800-52BRZRL
- Part Number:
- AD800-52BRZRL
- Manufacturer:
- Analog Devices Inc.
- Ventron No:
- 2972032-AD800-52BRZRL
- Description:
- IC CLK\DATA RECOVERY PLL 20SOIC
- Datasheet:
- AD800-52BRZRL
Description
The AD800 and AD802 are phaselocked loop (PLL) devices that perform clock recovery and data retiming on NonReturn to Zero (NRZ) data. They support data rates between 20 Mbps and 160 Mbps and are designed for standard telecommunications bit rates:
AD80045: 44.736 Mbps (DS3)
AD80052: 51.84 Mbps (STS1)
AD802155: 155.52 Mbps (STS3 or STM1)
These devices do not require a preamble or external VCXO to lock onto input data. They use two control loops to acquire frequency and phase lock. The frequency acquisition control loop initially acquires the clock frequency of the input data, while the phaselock loop acquires the phase and ensures that the output signals track changes in the input data phase.
The loop damping is userselectable via a capacitor, which affects jitter peaking performance and acquisition time. The devices exhibit 0.08 dB jitter peaking and acquire lock on random or scrambled data within 4x10^9 bit periods with a damping factor of 5.
During acquisition, the frequency detector provides a Frequency Acquisition (FRAC) signal indicating that the device has not yet locked onto the input data. Once frequency lock is acquired, no pulses occur at the FRAC output.
The devices include a precisely trimmed VCO, eliminating the need for external components for setting center frequency and trimming. The VCO provides a clock output within ±20% of the device center frequency in the absence of input data.
The AD800 and AD802 exhibit virtually no pattern jitter due to the patented phase detector. Total loop jitter is 20° peaktopeak. Jitter bandwidth is dictated by maskprogrammable fractional loop bandwidth. The AD800 has a nominal loop bandwidth of 0.1% of the center frequency for data rates below 90 Mbps, while the AD802 has a loop bandwidth of 0.08% of center frequency for data rates above 90 Mbps.
Features
Standard products for specific telecommunications bit rates
Accepts NRZ data, no preamble required
Recovered clock and retimed data outputs
Phaselocked loop type clock recovery, no crystal required
Random jitter: 20° peaktopeak
Pattern jitter: Virtually eliminated
10 kHz ECL compatible
Single supply operation: 5.2 V or 5 V
Wide operating temperature range: 40°C to 85°C
Applications
Clock recovery and data retiming in telecommunications systems
Data synchronization and retiming in digital signal processing systems
Jitter reduction in highspeed data transmission systems
The AD800 and AD802 are phaselocked loop (PLL) devices that perform clock recovery and data retiming on NonReturn to Zero (NRZ) data. They support data rates between 20 Mbps and 160 Mbps and are designed for standard telecommunications bit rates:
AD80045: 44.736 Mbps (DS3)
AD80052: 51.84 Mbps (STS1)
AD802155: 155.52 Mbps (STS3 or STM1)
These devices do not require a preamble or external VCXO to lock onto input data. They use two control loops to acquire frequency and phase lock. The frequency acquisition control loop initially acquires the clock frequency of the input data, while the phaselock loop acquires the phase and ensures that the output signals track changes in the input data phase.
The loop damping is userselectable via a capacitor, which affects jitter peaking performance and acquisition time. The devices exhibit 0.08 dB jitter peaking and acquire lock on random or scrambled data within 4x10^9 bit periods with a damping factor of 5.
During acquisition, the frequency detector provides a Frequency Acquisition (FRAC) signal indicating that the device has not yet locked onto the input data. Once frequency lock is acquired, no pulses occur at the FRAC output.
The devices include a precisely trimmed VCO, eliminating the need for external components for setting center frequency and trimming. The VCO provides a clock output within ±20% of the device center frequency in the absence of input data.
The AD800 and AD802 exhibit virtually no pattern jitter due to the patented phase detector. Total loop jitter is 20° peaktopeak. Jitter bandwidth is dictated by maskprogrammable fractional loop bandwidth. The AD800 has a nominal loop bandwidth of 0.1% of the center frequency for data rates below 90 Mbps, while the AD802 has a loop bandwidth of 0.08% of center frequency for data rates above 90 Mbps.
Features
Standard products for specific telecommunications bit rates
Accepts NRZ data, no preamble required
Recovered clock and retimed data outputs
Phaselocked loop type clock recovery, no crystal required
Random jitter: 20° peaktopeak
Pattern jitter: Virtually eliminated
10 kHz ECL compatible
Single supply operation: 5.2 V or 5 V
Wide operating temperature range: 40°C to 85°C
Applications
Clock recovery and data retiming in telecommunications systems
Data synchronization and retiming in digital signal processing systems
Jitter reduction in highspeed data transmission systems
Analog Devices Inc. AD800-52BRZRL technical specifications, attributes, parameters and parts with similar specifications to Analog Devices Inc. AD800-52BRZRL.
- Lifecycle StatusPRODUCTION (Last Updated: 2 weeks ago)
- Contact PlatingTin
- MountSurface Mount
- Mounting TypeSurface Mount
- Package / Case20-SOIC (0.295, 7.50mm Width)
- Number of Pins20
- Operating Temperature-40°C~85°C
- PackagingTape & Reel (TR)
- JESD-609 Codee3
- Pbfree Codeno
- Part StatusActive
- Moisture Sensitivity Level (MSL)3 (168 Hours)
- Number of Terminations20
- Voltage - Supply-4.5V~-5.5V
- Terminal PositionDUAL
- Terminal FormGULL WING
- Peak Reflow Temperature (Cel)260
- Number of Functions1
- Supply Voltage5V
- Reflow Temperature-Max (s)30
- Base Part NumberAD800
- Pin Count20
- Qualification StatusNot Qualified
- Operating Supply Voltage-5.5V
- Number of Circuits1
- Analog IC - Other TypePHASE LOCKED LOOP
- Operating Supply Current180mA
- Nominal Supply Current180mA
- Frequency (Max)51.84MHz
- Data Rate156 Mbps
- Neg Supply Voltage-Nom (Vsup)-5.2V
- InputECL
- Ratio - Input:Output1:2
- PLLYes
- Differential - Input:OutputYes/Yes
- Main PurposeDS-3, STS-1
- Neg Supply Voltage-Min (Vsup)-4.5V
- Height Seated (Max)2.65mm
- Width7.5mm
- RoHS StatusROHS3 Compliant
- Lead FreeContains Lead
Popular Search Part Number
Related Keywords
Search Tags
Latest News
-
24 April 2024
MBRS340T3G Schottky Diode: Specifications, Highlights, Structure and Features
Ⅰ. Overview of MBRS340T3GⅡ. Geometric structure of MBRS340T3GⅢ. Specifications of MBRS340T3GⅣ. Highlights of MBRS340T3GⅤ. MBRS340T3G typical electrical characteristicsⅥ. Features of MBRS340T3GⅦ. How to use and install MBRS340T3G correctly?Ⅰ.... -
24 April 2024
MC34063 Regulator Pinout, Working Principle and Advantages
Ⅰ. What is MC34063?Ⅱ. Pin diagram and functions of MC34063Ⅲ. How does MC34063 work?Ⅳ. MC34063 boost circuit calculation methodⅤ. MC34063 step-down switching circuitⅥ. Voltage reverse circuit composed of... -
25 April 2024
STM32F407ZET6 Microcontroller: Characteristics, Highlights and STM32F407ZET6 vs STM32F407VET6
Ⅰ. Description of STM32F103ZET6Ⅱ. Naming rules of STM32F103ZET6Ⅲ. What are the characteristics of STM32F103ZET6?Ⅳ. How to optimize the program performance of STM32F103ZET6?Ⅴ. Highlights of STM32F103ZET6Ⅵ. Minimum system of... -
25 April 2024
What is W5300 Embedded Ethernet Controller?
Ⅰ. W5300 descriptionⅡ. W5300 module function descriptionⅢ. Block diagram of W5300Ⅳ. W5300 register initialization configurationⅤ. Application areas of W5300Ⅵ. How is the network protocol stack of W5300 implemented?Ⅶ....
Help you to save your cost and time.
Reliable package for your goods.
Fast Reliable Delivery to save time.
Quality premium after-sale service.