DS1000M-500

Maxim Integrated DS1000M-500

Part Number:
DS1000M-500
Manufacturer:
Maxim Integrated
Ventron No:
2982766-DS1000M-500
Description:
IC DELAY LINE 5TAP 500NS 8DIP
ECAD Model:
Datasheet:
DS1000M-500

Quick Request Quote

Please send RFQ , We will respond immediately.

Part Number
Quantity
Company
E-mail
Phone
Comments
Overview
Description
The DS1000 series delay lines are all-silicon devices with five equally spaced taps, providing delays from 4 ns to 500 ns. They are offered in standard 14-pin DIPs, 8-pin DIPs, and surface mount packages. The delay lines are pin-compatible with hybrid delay lines and feature low cost, superior reliability, and industry-standard packaging. They are designed to reproduce both leading and trailing edges with equal precision, and each tap can drive up to ten 74LS loads.

Features
All-silicon time delay
5 taps equally spaced
Delays are stable and precise
Both leading and trailing edge accuracy
Delay tolerance 15% or 12 ns, whichever is greater
Economical
TTL/CMOS-compatible
Vapor phase, IR, and wave solderable
Custom delays available
Fast turn prototypes
Extended temperature range available

Applications
The DS1000 series delay lines are suitable for a wide range of applications, including:
Clock distribution
Signal conditioning
Pulse shaping
Timing control
Data synchronization
Test equipment
Specifications
Maxim Integrated DS1000M-500 technical specifications, attributes, parameters and parts with similar specifications to Maxim Integrated DS1000M-500.
  • Mounting Type
    Through Hole
  • Package / Case
    8-DIP (0.300, 7.62mm)
  • Surface Mount
    NO
  • Operating Temperature
    0°C~70°C
  • Packaging
    Tube
  • JESD-609 Code
    e0
  • Pbfree Code
    no
  • Part Status
    Obsolete
  • Moisture Sensitivity Level (MSL)
    1 (Unlimited)
  • Number of Terminations
    8
  • Terminal Finish
    TIN LEAD
  • Technology
    CMOS
  • Voltage - Supply
    4.75V~5.25V
  • Terminal Position
    DUAL
  • Peak Reflow Temperature (Cel)
    240
  • Supply Voltage
    5V
  • Reach Compliance Code
    unknown
  • Reflow Temperature-Max (s)
    20
  • JESD-30 Code
    R-PDIP-T8
  • Function
    Nonprogrammable
  • Qualification Status
    COMMERCIAL
  • Family
    CMOS/TTL
  • Output Polarity
    TRUE
  • Logic IC Type
    SILICON DELAY LINE
  • Number of Taps/Steps
    5
  • Number of Independent Delays
    1
  • Delay to 1st Tap
    100ns
  • Programmable Delay Line
    NO
  • Available Total Delays
    500ns
  • Total Delay-Nom (td)
    500 ns
  • Width
    7.62mm
  • RoHS Status
    Non-RoHS Compliant
Certification
  • ISO 9001
  • ISO 13485
  • ISO 45001
  • ASA
  • ESD
  • DUNS
  • SMTA
  • ROHS

Latest News

  • 13 March 2024

    74HC595: Efficient 8-Bit Shift Register Chip

    Ⅰ. Overview of 74HC595Ⅱ. Pins and functions of 74HC595Ⅲ. Logic diagram of 74HC595Ⅳ. Application of 74HC595Ⅴ. Design of multi-digit LED display based on 74HC595Ⅵ. LED driver circuit design...
  • 14 March 2024

    Comprehensive Understanding of the 78M05 Chip

    Ⅰ. Development history of linear voltage regulatorsⅡ. Introduction to 78M05Ⅲ. Pin layout of 78M05Ⅳ. External components of 78M05Ⅴ. Technical key points of 78M05Ⅵ. Internal circuit diagram of 78M05Ⅶ....
  • 14 March 2024

    What is the NE555 and How Does it Work?

    Ⅰ. The birth background of NE555Ⅱ. Introduction to NE555Ⅲ. Design of NE555 timerⅣ. Internal composition of NE555Ⅴ. Operating modes of the NE555Ⅵ. Working principle of NE555Ⅶ. Application of...
  • 15 March 2024

    ULN2003 Alternatives, Characteristics, Working Principle and Application

    Ⅰ. ULN2003 overviewⅡ. What are the characteristics of ULN2003?Ⅲ. Pin diagram and functions of ULN2003Ⅳ. Working principle and function of ULN2003Ⅴ. ULN2003 drive circuit diagramⅥ. Where is ULN2003...
  • cost

    Help you to save your cost and time.

  • package

    Reliable package for your goods.

  • fast

    Fast Reliable Delivery to save time.

  • service

    Quality premium after-sale service.