Cypress Semiconductor Corp CY2305SXC-1HT
- Part Number:
- CY2305SXC-1HT
- Manufacturer:
- Cypress Semiconductor Corp
- Ventron No:
- 2976385-CY2305SXC-1HT
- Description:
- IC CLK ZDB 5OUT 133MHZ 8SOIC
- Datasheet:
- CY2305SXC-1HT
Description
The CY2305/CY2309 is a lowcost 3.3 V zero delay buffer designed to distribute high speed clocks. It accepts one reference input, and drives out multiple low skew clocks. The CY2305 has five outputs, while the CY2309 has nine outputs, grouped as 4 4 1. Both devices have onchip PLLs which lock to an input clock on the REF pin. The PLL feedback is onchip and is obtained from the CLKOUT pad.
The CY2309 has two banks of four outputs each, which can be controlled by the select inputs. If all output clocks are not required, Bank B can be threestated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes.
The CY2305/CY2309 PLLs enter a powerdown mode when there are no rising edges on the REF input. In this state, the outputs are threestated and the PLL is turned off, resulting in less than 25.0 μA current draw for these parts. The CY2309 PLLs shut down in one additional case as shown in Select Input Decoding on page 5.
Multiple CY2305 and CY2309 devices can accept the same input clock and distribute it. In this case, the skew between the outputs of two devices is guaranteed to be less than 700 ps.
Features
10 MHz to 100/133 MHz operating range, compatible with CPU and PCI bus frequencies
Zero inputoutput propagation delay
60ps typical cycletocycle jitter (high drive)
Multiple low skew outputs
85 ps typical outputtooutput skew
One input drives five outputs (CY2305)
One input drives nine outputs, grouped as 4 4 1 (CY2309)
Compatible with Pentiumbased systems
Test Mode to bypass phaselocked loop (PLL) (CY2309)
Packages:
8pin, 150mil SOIC package (CY2305)
16pin 150mil SOIC or 4.4mm TSSOP (CY2309)
3.3 V operation
Commercial and industrial temperature ranges
Applications
Clock distribution in highspeed systems
PCI bus clock distribution
CPU clock distribution
Test and measurement equipment
Data acquisition systems
Telecommunications systems
The CY2305/CY2309 is a lowcost 3.3 V zero delay buffer designed to distribute high speed clocks. It accepts one reference input, and drives out multiple low skew clocks. The CY2305 has five outputs, while the CY2309 has nine outputs, grouped as 4 4 1. Both devices have onchip PLLs which lock to an input clock on the REF pin. The PLL feedback is onchip and is obtained from the CLKOUT pad.
The CY2309 has two banks of four outputs each, which can be controlled by the select inputs. If all output clocks are not required, Bank B can be threestated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes.
The CY2305/CY2309 PLLs enter a powerdown mode when there are no rising edges on the REF input. In this state, the outputs are threestated and the PLL is turned off, resulting in less than 25.0 μA current draw for these parts. The CY2309 PLLs shut down in one additional case as shown in Select Input Decoding on page 5.
Multiple CY2305 and CY2309 devices can accept the same input clock and distribute it. In this case, the skew between the outputs of two devices is guaranteed to be less than 700 ps.
Features
10 MHz to 100/133 MHz operating range, compatible with CPU and PCI bus frequencies
Zero inputoutput propagation delay
60ps typical cycletocycle jitter (high drive)
Multiple low skew outputs
85 ps typical outputtooutput skew
One input drives five outputs (CY2305)
One input drives nine outputs, grouped as 4 4 1 (CY2309)
Compatible with Pentiumbased systems
Test Mode to bypass phaselocked loop (PLL) (CY2309)
Packages:
8pin, 150mil SOIC package (CY2305)
16pin 150mil SOIC or 4.4mm TSSOP (CY2309)
3.3 V operation
Commercial and industrial temperature ranges
Applications
Clock distribution in highspeed systems
PCI bus clock distribution
CPU clock distribution
Test and measurement equipment
Data acquisition systems
Telecommunications systems
Cypress Semiconductor Corp CY2305SXC-1HT technical specifications, attributes, parameters and parts with similar specifications to Cypress Semiconductor Corp CY2305SXC-1HT.
- Factory Lead Time5 Weeks
- Contact PlatingGold, Tin
- Mounting TypeSurface Mount
- Package / Case8-SOIC (0.154, 3.90mm Width)
- Surface MountYES
- Number of Pins8
- Operating Temperature0°C~70°C
- PackagingTape & Reel (TR)
- Published2002
- JESD-609 Codee3
- Pbfree Codeyes
- Part StatusActive
- Moisture Sensitivity Level (MSL)3 (168 Hours)
- Number of Terminations8
- ECCN CodeEAR99
- Terminal FinishMatte Tin (Sn)
- TechnologyCMOS
- Voltage - Supply3V~3.6V
- Terminal PositionDUAL
- Terminal FormGULL WING
- Peak Reflow Temperature (Cel)260
- Number of Functions1
- Supply Voltage3.3V
- Frequency133.33MHz
- Reflow Temperature-Max (s)30
- Base Part NumberCY2305
- Pin Count8
- Number of Outputs5
- Operating Supply Voltage3.3V
- Supply Voltage-Max (Vsup)3.6V
- Supply Voltage-Min (Vsup)3V
- Number of Circuits1
- Nominal Supply Current32mA
- Output Characteristics3-STATE
- InputClock
- Ratio - Input:Output1:5
- PLLYes
- Differential - Input:OutputNo/No
- Radiation HardeningNo
- REACH SVHCNo SVHC
- RoHS StatusROHS3 Compliant
- Lead FreeLead Free
Popular Search Part Number
Related Keywords
Search Tags
Latest News
-
15 April 2024
SY8088AAC Step Down Voltage Regulator: Manufacturer, Characteristics and Layout Design
Ⅰ. Overview of SY8088AACⅡ. Manufacturer of SY8088AACⅢ. Electrical characteristics of SY8088AACⅣ. How does SY8088AAC cope with input voltage fluctuations?Ⅴ. Comparison between SY8088AAC and other similar productsⅥ. Layout design... -
16 April 2024
XTR111AIDGQR Alternatives, Pinout, Advantages and Working Principle
Ⅰ. What is XTR111AIDGQR?Ⅱ. XTR111AIDGQR pin diagram and descriptionⅢ. XTR111AIDGQR's external current limitⅣ. XTR111AIDGQR technical advantagesⅤ. Schematic diagram and working principle of XTR111AIDGQRⅥ. Application areas of XTR111AIDGQRⅦ. How... -
16 April 2024
All You Need to Know About the 74HC165 Eight-Bit Shift Register
Ⅰ. Introduction to 74HC165Ⅱ. Functions of 74HC165Ⅲ. Logic diagram of 74HC165Ⅳ. Working principle of 74HC165Ⅴ. Recommended operating conditions of 74HC165Ⅵ. Precautions for using 74HC165Ⅶ. What is the role... -
17 April 2024
TPS5450DDAR: High Performance Step-Down Switching Regulator
Ⅰ. Overview of TPS5450DDARⅡ. Technical parameters of TPS5450DDARⅢ. Simplified schematic of TPS5450DDARⅣ. Features and advantages of TPS5450DDARⅤ. How to configure the soft start function of TPS5450DDAR?Ⅵ. Concrete applications...
Help you to save your cost and time.
Reliable package for your goods.
Fast Reliable Delivery to save time.
Quality premium after-sale service.