Electronics are everywhere, powering our phones, computers, cars, and more. Hidden inside the chips that make these devices work are billions of microscopic switches.
One of the most important types of these switches is called an NMOS transistor. This article will explain what it is, how it works, what it looks like in diagrams, and where you find it in modern electronics.
What is an NMOS Transistor?
A transistor NMOS (N-type Metal-Oxide-Semiconductor Field-Effect Transistor) is a type of MOSFET where electrons are the majority charge carriers.
It uses an N-type semiconductor channel between the source and drain terminals. And the gate terminal is insulated from the channel by a thin oxide layer.
When a positive voltage is applied to the gate relative to the source, it creates an electric field that attracts electrons to form a conductive channel, allowing current to flow from drain to source.
Definition:An NMOS transistor is a voltage-controlled semiconductor device that uses an N-type channel and electrons as charge carriers to control current flow between the drain and source terminals.
Types
There are two main types, defined by how they turn "on" and "off":
Enhancement-mode NMOS Transistor:
This is the most common type by far.
It starts "off" when the gate voltage is zero.
You turn it "on" by applying a positivevoltage to the gate (relative to the source).
This creates the N-channel needed for current to flow.
Depletion-mode NMOS Transistor:
Less common.
It starts "on" (has a channel) even when the gate voltage is zero.
You turn it "off" by applying a negativevoltage to the gate.
This depletes(pinches off) the existing channel, stopping the current.
Cross Section of NMOS Transistor
An NMOS transistor consists of the following main regions:
Substrate (Body)
Usually made of P-type semiconductor.
Acts as the base for the NMOS structure.
Connected to the lowest potential (often ground).
Source and Drain Regions
Heavily doped N-type regions implanted into the P-type substrate.
Electrons flow from source to drain when the channel is formed.
Gate
Made of polysilicon (or metal in modern devices).
Placed over the substrate with a thin insulating layer (SiO₂) in between.
Applying voltage to the gate creates an electric field that induces a conductive N-type channel between source and drain.
Gate Oxide
Thin layer of silicon dioxide (SiO₂) between the gate and substrate.
Electrically isolates the gate but allows the electric field to control the channel.
Channel
The region in the P-type substrate directly under the gate.
Becomes conductive (forms an N-type channel) when a positive voltage is applied to the gate.
Contacts and Metal Layers
Metal layers connect the source, drain, and gate to the external circuit.
Operation in simple terms:
No gate voltage: No channel, so no current flows.
Positive gate voltage: Electrons are attracted to the substrate under the gate, forming a conductive channel, allowing current to flow from drain to source.
NMOS Transistor Structure
An NMOS transistor (N-type MOSFET) is built on a P-type semiconductor substrate. It has two heavily doped N-type regions for the source and drain. And it is separated by a channel region that can be electrically controlled by the gate terminal.
Main Parts
P-Type Substrate (Body)
Acts as the base material for the transistor.
Usually connected to the lowest potential (ground) in NMOS circuits.
Forms PN junctions with the N-type source and drain.
Source
One of the two heavily doped N-type regions in the substrate.
Supplies electrons (majority carriers) for current flow.
Usually at a lower potential than the drain.
Drain
Another heavily doped N-type region on the opposite side of the channel.
Collects electrons from the source when the transistor is ON.
Gate
A conductive material (polysilicon or metal) placed above the channel region.
Electrically isolated from the substrate by a thin gate oxide layer.
Controls the formation of the conductive channel via an electric field.
Gate Oxide (SiO₂ Layer)
Thin insulating layer between the gate and the substrate.
Prevents direct electrical contact while allowing electrostatic control of the channel.
Channel
The region between the source and drain in the P-type substrate.
Becomes N-type conductive when a positive voltage is applied to the gate (for enhancement NMOS).
In depletion NMOS, a channel already exists even at zero gate voltage.
Metal Contacts
Provide electrical connections to the source, drain, and gate for external circuits.
Summary
The physical structure defines the electrical behavior. The thickness of the gate oxide, the channel length (distance between Source and Drain edges), and channel width are critical factors. They determine how much current the transistor can carry and how fast it switches.
Working Principle in Structure
With no gate voltage, the PN junctions between the source/drain and substrate prevent current flow.
Applying a positive gate voltage attracts electrons to the channel region, creating an inversion layer that connects the source and drain.
Once the channel is formed, current flows from drain to source (conventional current), controlled by the gate voltage.
NMOS Transistor Symbol
An NMOS transistor symbol represents the electrical connections and type of MOSFET rather than its physical structure. It shows how the transistor behaves in a circuit and how it should be connected.
Gate (G)
Shown as a horizontal line connected to the left side of the symbol.
This terminal controls the transistor — applying voltage here changes whether the device is ON or OFF.
It’s separated from the channel by a gap in the symbol, representing the gate oxide (insulation).
Source (S)
Lower terminal on the right side of the symbol.
For NMOS, the arrow is placed here (or sometimes at the body terminal if shown).
The arrow points outwards (from source to substrate), indicating conventional current direction for an N-channel device.
Drain (D)
Upper terminal on the right side of the symbol.
Current flows from drain to source when the NMOS is ON (conventional flow), although electrons physically move from source to drain.
Body/Bulk (B) (optional in some symbols)
Sometimes shown connected internally to the source.
Represents the P-type substrate in which the N-type regions are formed.
Enhancement-Type NMOS Symbol
No channel line between source and drain in the symbol.
Represents that the transistor is normally OFF until a positive gate voltage is applied.
Depletion-Type NMOS Symbol
Solid channel line between source and drain.
Represents that the transistor is normally ON even at zero gate voltage.
Key Symbol Clues:
Arrow direction: Outwards for NMOS (inwards for PMOS).
Line between source and drain: Broken (enhancement) vs. solid (depletion).
Gap between gate and channel: Shows gate insulation — there is no direct electrical contact.
How Does an NMOS Transistor Work?
The core of NMOS operation is the formation or elimination of an n-type conductive channel between the source and drain, controlled by the voltage applied to the gate. This process has two primary states:
a.Off State (No Conductive Channel)
When the voltage between the gate and source (Vgs) is less than the threshold voltage (Vth) (typically 0.5–1V for enhancement-mode NMOS):
The electric field from the gate is too weak to overcome the p-type substrate’s intrinsic positive charge (holes).
No significant number of electrons is attracted to the region under the gate.
The source and drain (n-type) remain isolated by the p-type substrate, so little to no current flows between them (drain current, Id ≈ 0). The transistor is "off."
b.On State (Conductive Channel Formed)
When Vgs exceeds Vth, the transistor enters its conductive state:
The positive gate voltage generates a strong electric field that penetrates the oxide layer into the p-type substrate.
This field repels holes (positive charges) from the substrate region under the gate and attracts electrons (from thermal excitation in the substrate and diffusion from the source/drain).
A thin layer of electrons accumulates under the oxide, forming an n-type conductive channel that connects the source and drain.
If a positive voltage is applied between the drain and source (Vds > 0), electrons flow from the source through the channel to the drain, creating a measurable drain current (Id). The transistor is "on."
c.Current Regulation: How Vgs and Vds Affect Id?
The magnitude of the drain current (Id) in an NMOS transistor is regulated by both Vgs and Vds:
Vgs Influence:
A larger Vgs (beyond Vth) increases the strength of the electric field, attracting more electrons and widening the channel.
This reduces resistance, increasing Id (approximately proportional to the square of the "overdrive voltage," Vov = Vgs – Vth).
Vds Influence:
For small Vds, Id increases linearly with Vds (linear region), as the channel acts like a resistor.
For larger Vds, the channel "pinches off" near the drain (due to voltage gradients), and Id stabilizes (saturation region), where current depends mainly on Vgs.
A simplified saturation current formula is: Id=1/2μnCoxW/L(Vgs−Vth)2(1+λVds)
Where:
μn=electron mobility
Cox=oxide capacitance per unit area
W/L = channel width-to-length ratio (larger ratios enhance conductivity)
λ= channel-length modulation parameter (small effect of Vds on Id)
This equation illustrates how the physical dimensions of the transistor and material properties influence its electrical behavior.
NMOS Transistor Fabrication Process
The fabrication of an NMOS transistor is done using planar technology. It involves multiple steps such as oxidation, photolithography, ion implantation, and metallization. Here are the core steps for a basic NMOS transistor:
1.Starting with a P-Type Silicon Wafer
The process begins with a P-type silicon wafer (substrate). This substrate forms the body of the NMOS transistor.
2. Field Oxidation
A thick layer of silicon dioxide (SiO₂) is grown on the wafer surface to act as a field oxide. This oxide helps isolate devices from each other on the same wafer.
3.Photolithography (Patterning):
Coat the oxide with a light-sensitive chemical called photoresist.
Shine ultraviolet light through a patterned mask (like a stencil) onto the photoresist.
Develop the photoresist, removing either exposed or unexposed areas (depending on resist type), leaving a pattern behind.
4.Etching: Use chemicals or plasma to remove the silicon dioxide not protected by the patterned photoresist.
5.Photoresist Removal: Wash away the remaining photoresist.
6.Doping - Creating N+ Regions (Source & Drain):
Implant N-type impurities (like Phosphorus or Arsenic atoms) into the exposed silicon areas. The thick oxide areas block the impurities.
Heat the wafer to "activate" the impurities and repair the crystal structure ("Annealing"). This creates the heavily doped N+ Source and Drain regions.
7.Gate Oxide Growth:
Grow the critical thinlayer of gate oxide very precisely over the channel area.
This step requires extreme cleanliness and control.
The wafer might have thick oxide elsewhere at this point./li>
8.Polysilicon Deposition & Patterning:
Deposit a layer of polysilicon over the entire wafer.
Use photolithography and etching again to define the Gate electrode shape directly above the channel region and to create gate connections elsewhere. The Gate electrode sits on top of the thin gate oxide.
9.Contact Hole Formation: Use photolithography and etching to create holes down to the Source, Drain, and Gate areas through any insulating layers covering them.
10.Metallization:
Deposit a metal layer (like Aluminum or Copper) over the wafer.
Use photolithography and etching to pattern this metal layer, forming the wires that connect all the Source, Gate, and Drain terminals of the transistors together to form circuits.
11.Passivation: Apply a final protective insulating layer over the entire chip surface.
12.Packaging: Cut the wafer into individual chips (dies) and mount them into protective packages with external connection pins.
These graphs show how the Drain current (ID) changes with:
Transfer Characteristics (IDvs. VGS at constant VDS)
Describes the relationship between gate voltage and drain current in the saturation region.
In the ideal case:ID=K(VGS −Vth)2
>>where K is the transconductance parameter.
Shows a parabolic increase in ID with VGS.
Output Characteristics (ID vs VDS at constant VGS)
>>These curves have three distinct regions of operation:
a) Cut-off Region
VGS< Vth
No channel; ID is nearly zero.
b) Linear (Ohmic) Region
VGS > Vth and VDS is small
Channel is formed and behaves like a resistor
Current increases linearly with VDS.
c) Saturation (Active) Region
VGS > Vth and VDS ≥ (VGS -Vth)
Channel is pinched-off near the drain
ID becomes almost constant and mainly depends on VGS.
Input Characteristics (VGS vs. ID)
Shows how the gate-to-source voltage affects the drain current.
Threshold Voltage ( Vth ): The minimum gate voltage required to create a conductive channel.
Enhancement-type NMOS:
>>VGS < Vth : Transistor is OFF (ID ≈ 0).
>>VGS ≥ Vth : Channel forms and ID increases.
Transconductance (gm):
Measures how effectively the Gate voltage controls the Drain current.
Defined as gm=∂ID / ∂VGS at constant VDS.
Higher gm means the transistor is a better amplifier.
Body Effect:
The threshold voltage increases if the Source is at a higher voltage than the Body/Substrate. Important in circuits where the Source isn't tied to the substrate voltage.
On-Resistance (RON):
The effective resistance of the channel when the transistor is fully turned on (in the linear region). Lower RON is desirable for switching applications to minimize power loss.
Capacitances:
Gate Capacitance (CG): Forms between the Gate electrode and the Source/Drain/channel. Primarily determines how quickly the Gate voltage can change to turn the transistor on/off.
Junction Capacitances (CSB, CDB): Form between the Source/Drain diffusions and the Body substrate. Also affect AC performance and switching speed.
NMOS Transistor Current Equation
The drain current ID in an NMOS transistor depends on the gate-to-source voltage VGS, the drain-to-source voltage VDS, and the threshold voltage Vth. It has different equations for each operating region.
1.Cut-off Region (Switch OFF)
When:
VGS<Vth
No channel forms, and:
ID≈0
2.Linear (Ohmic) Region (Small VDS)
When:
VGS>VDS and VDS <(VGS −Vth)
The drain current is:
ID=μn CoxW/L[(VGS−Vth)VDS−VDS2 /2]
Where:
μn= electron mobility
Cox = oxide capacitance per unit area
W = channel width
L= channel length
Saturation (Active) Region (Large VDS)
When:
VGS >Vth and VDS ≥(VGS − Vth)
The drain current is:
ID =1/2μn Cox W/ L (VGS −Vth)2
Here, ID mainly depends on VGS, not VDS.
Key Points:
μn Cox W/ L is called the process transconductance parameter k’or K.
In digital switching applications, NMOS often operates in cut-off and linear regions.
In analog applications (e.g., amplifiers), it operates in the saturation region.
NMOS Transistor Circuit
An NMOS transistor can be connected in various configurations. This depends on whether it’s used as a switch or an amplifier.
Basic Switching Circuit
Enhancement-type NMOS is most common for switching.
Circuit Setup:
>>Source (S): Connected to ground (0 V).
>>Drain (D): Connected to the load, and the other side of the load to VDD (positive supply).
>>Gate (G): Connected to a control voltage Vin through a resistor (optional).
Operation:
>>When Vin<Vth: NMOS is OFF, no current flows through the load.
>>When Vin>Vth: NMOS turns ON, current flows from VDD through the load and NMOS to ground.
Common-Source Amplifier Circuit
Purpose: Used for voltage amplification in analog electronics.
Circuit Setup:
>>Source (S): Connected to ground (or through a small resistor for biasing).
>>Drain (D): Connected to VDD through a drain resistor RD.
>>Gate (G): Biased with a DC voltage (through a resistor network) and receives the input signal.
Operation:
>>Small changes in VGS modulate the channel current ID.
>>Voltage drop across RD creates an amplified output at the drain (inverted relative to the input).
Logic Gate Use
In CMOS circuits, NMOS is paired with PMOS to make logic gates.
Example: NMOS Inverter
>>NMOS acts as a pull-down device, PMOS as pull-up.
>>Output switches between VDD and ground depending on gate input.
✅ Key Points for NMOS Circuits:
In digital mode, it works in cut-off and linear regions (ON/OFF switching).
In analog mode, it operates in the saturation region (amplification).
Gate draws almost no DC current (high input impedance).
Threshold voltage Vthis crucial for proper biasing.
NMOS Transistor Applications
Digital Integrated Circuits (ICs)
Microprocessors & Microcontrollers: The brains of computers, phones, appliances - use billions of NMOS transistors as switches to implement logic gates (AND, OR, NOT, etc.) and memory cells.
Memory Chips (RAM, ROM, Flash):Used to build the memory cells that store data bits (0s and 1s) and the circuitry to access them.
Digital Signal Processors (DSPs): Specialized processors performing complex math very fast for audio, video, communications.
Programmable Logic (FPGAs, CPLDs): Chips whose logic function can be reconfigured.
Logic Gates (Inverters, NAND, NOR, etc.): Basic building blocks constructed primarily from NMOS and PMOS transistors.
Buffers & Drivers: Transistors are used to boost signals to drive larger loads (like a clock signal going to many parts of a chip).
Analog Integrated Circuits
Amplifiers: Used in audio amplifiers, RF amplifiers, operational amplifiers (Op-Amps often use CMOS today).
Data Converters (ADCs, DACs): NMOS switches are vital for sampling signals and building conversion circuits.
Voltage Regulators: Used as pass elements or control elements.
Analog Switches: NMOS transistors act as switches routing analog signals on and off-chip.
Power Electronics
Power MOSFETs:
Large NMOS transistors designed to handle significant current and voltage.
Used in power supplies (DC-DC converters, AC-DC adapters), motor drives, lamp dimmers, power amplifiers.
Key advantages: Very fast switching speeds and voltage control (no gate current needed once switched).
Radio Frequency (RF) Circuits
RF Amplifiers: NMOS transistors amplify weak radio signals.
Oscillators: Used to generate radio frequencies.
Mixers & Modulators: Key components in transmitters and receivers.
Sensors & Interface Circuits: Used in circuits that connect sensors (temperature, light, pressure) to processors.
NMOS Transistor Application Circuit Table
NMOS Transistor Applications Diagram
The NMOS transistor, particularly the enhancement-mode type, is a fundamental pillar of modern electronics. It is a voltage-controlled switch constructed from precisely layered layers of metal, insulator, and semiconductor materials.
By applying a voltage to the Gate, we create a conductive N-type channel, allowing or blocking the flow of current between Source and Drain. This simple "on/off" behavior is represented by distinctive symbols and defined by key electrical characteristics and equations.
It is the basic language that billions of transistors use on every computer chip. From forming logic gates in microprocessors to amplifying signals and switching power in countless devices, NMOS transistors are indispensable.
Frequently Asked Questions
What is the difference between NMOS and PMOS transistors?
NMOS transistors use electron carriers and require a positive gate voltage to conduct. While PMOS transistors use hole carriers and need a negative gate voltage.
What is the difference between a MOSFET and a NMOS?
A MOSFET is a general term for Metal-Oxide-Semiconductor Field-Effect Transistors. While NMOS is a specific type of MOSFET. All NMOS transistors are MOSFETs, but not all MOSFETs are NMOS.
What's the difference between CMOS and NMOS?
CMOS uses complementary pairs of NMOS and PMOS transistors for low power consumption and high noise immunity. While NMOS uses only NMOS transistors.
Are NPN and NMOS the same?
No, NPN and NMOS are not the same. NPN is a bipolar junction transistor (BJT) using electron and hole carriers. While NMOS is a unipolar MOSFET that relies solely on electron carriers.
Why is NMOS preferred over PMOS?
NMOS is preferred over PMOS because it has higher electron mobility, leading to faster switching speeds and lower on-resistance. This speed advantage makes it more efficient for high-speed applications.
How to know if MOSFET is NMOS or PMOS?
1.Check the substrate type and channel: NMOS has an N-type channel, while PMOS has a P-type channel. 2. Examine the schematic symbol or datasheet. In the symbol, the arrow points inward for NMOS and outward for PMOS.
When nmos transistor will turn on?
An NMOS transistor turns on when a positive voltage is applied to the gate relative to the source, exceeding the threshold voltage (Vth).
Which direction does current flow in NMOS?
In an NMOS transistor, current flows from the drain to the source when it is turned on.
What is a NMOS made of?
An NMOS transistor is made of an N-type semiconductor channel, a P-type substrate, a thin insulating gate oxide layer, and metal or polysilicon gate and source/drain terminals.
What is NMOS also known as?
NMOS is also known as an N-channel MOSFET or simply N-channel transistor. Because it uses an N-type conduction channel in a MOSFET structure.
What are the disadvantages of NMOS?
NMOS transistors have higher power consumption due to static current flow when on. And they are slower than CMOS in complex circuits. Because they lack complementary PMOS pull-up networks.
Can NMOS transistor pass logic?
Yes, an NMOS transistor can pass logic signals. But it has limitations and actually passes a strong logic 0 and a weak logic 1.
Anderson Snape, born in 1972, completed his undergraduate studies at Loughborough University in the UK in 1993 and received a bachelor's degree in electrical engineering. In 1996, he furthered his studies and obtained a master's degree from Newcastle University. As a senior engineer in the field of integrated circuit testing, Anderson has been working in the chip testing industry for more than 20 years, accumulating profound professional experience and holding unique insights into the industry. He not only focuses on technical practice, but also actively engages in chip-related science popularization work. At the same time, he keeps up with the current hot topics in the semiconductor industry and has made important contributions to the progress and development of the industry.