Texas Instruments SN65LVDS151
- Part Number:
- SN65LVDS151
- Manufacturer:
- Texas Instruments
- Ventron No:
- 5230619-SN65LVDS151
- Description:
- MuxIt SERIALIZER-TRANSMITTER
- Datasheet:
- SN65LVDS151
The SN65LVDS151 is MuxIt SERIALIZER-TRANSMITTER , it is part of series. they are designed to work as Texas Instruments components.SN65LVDS151 with pin details manufactured by TI. The SN65LVDS151 is available in Package,it is part of the electronic component Chips.that includes Series. they are designed to operate as Texas Instruments components.it is with Operating Temperature .SN65LVDS151 with original stock manufactured by TI. The SN65LVDS151 is available in Package.Generally IC chips offer Mounting Style features such as SMD/SMT, Package Case of SN65LVDS151is designed to work in , it's Operating Temperature is .The SN65LVDS151 is available in Package, is part of the Texas Instruments components and belong to Obsolete Integrated Circuits.SN65LVDS151 with EDA / CAD Models manufactured by TI. The SN65LVDS151 is available in Package, is part of the Obsolete Integrated Circuits.The SN65LVDS151 is Texas Instruments components with package manufactured by TI. The SN65LVDS151 is available in Package, is part of the MuxIt SERIALIZER-TRANSMITTER.
SN65LVDS151 More Descriptions
MuxIt is a family of general-purpose, multiple-chip building blocks for implementing parallel data serializers and deserializers. The system allows for wide parallel data to be transmitted through a reduced number of transmission lines over distances greater than can be achieved with a single-ended (e.g., LVTTL or LVCMOS) data interface. The number of bits multiplexed per transmission line is user-selectable and allows for higher transmission efficiencies than with existing fixed ratio solutions. MuxIt utilizes the LVDS (TIA/EIA-644-A) low voltage differential signaling technology for communications between the data source and data destination. The MuxIt family initially includes three devices supporting simplex communications: the SN65LVDS150 phase locked loop frequency multiplier, the SN65LVDS151 serializer-transmitter, and the SN65LVDS152 receiver-deserializer. The SN65LVDS151 consists of a 10-bit parallel-in/serial-out shift register, three LVDS differential transmission line receivers, a pair of LVDS differential transmission line drivers, plus associated input buffers. It accepts up to 10 bits of user data on parallel data inputs (DI-0 DI-9) and serializes (multiplexes) the data for transmission over an LVDS transmission line link. Two or more SN65LVDS151 units may be connected in series (cascaded) to accommodate wider parallel data paths for higher serialization values. Data is transmitted over the LVDS serial link at M times the input parallel data clock frequency. The multiplexing ratio M, or number of bits per data clock cycle, is programmed on the companion SN65LVDS150 MuxIt programmable PLL frequency multiplier with configuration pins (M1 M5). The range of multiplexing ratio M supported by the SN65LVDS150 MuxIt programmable PLL frequency multiplier is between 4 and 40 . Table 1 shows some of the combinations of LCRI and MCI supported by the SN65LVDS150 MuxIt programmable PLL frequency multiplier. Data is parallel loaded into the SN65LVDS151 input latches on the first rising edge of the M-clock input (MCI) signal following a rising edge of the link clock reference input (LCRI). The data is read out serially from the SN65LVDS151 shift registers on the rising edges of the M-clock input (MCI). The lowest order bit of parallel input data, DI-0, is output from DO on the third rising edge of MCI following the rising edge of LCRI. The remaining bits of parallel input data, DI-1 DI-(M-1) are clocked out sequentially, in ascending order, by subsequent MCI rising edges. The link clock output (LCO) signal rising edge is synchronized to the data output (DO) by an internal circuit clocked by MCI. The LCO signal rising edge follows the first rising edge of MCI after the rising edge of LCRI. Examples of operating waveforms for values of M = 4 and M = 10 are provided in Figure 1. Both the LCRI and MCI signals are intended to be sourced from the SN65LVDS150 MuxIt programmable frequency multiplier. They are carried over LVDS differential connections to minimize skew and jitter. The SN65LVDS151 includes LVDS differential line drivers for both the serialized data output (DO) stream and the link clock output (LCO). The cascade input (CI) is also an LVDS connection, and when it is used it is tied to the DO output of the preceding SN65LVDS151. An internal power-on reset (POR) and an enable input (EN) control the operation of the SN65LVDS151. When VCC is below 1.5 V, or when EN is low, the device is in a low-power disabled state, and the DO and LCO differential outputs are in a high-impedance state. When VCC is above 3 V and EN is high, the device and the two differential outputs are enabled and operating to specifications. The link clock output enable input (LCO_EN) is used to turn off the LCO output when it is not being used. Cascade input enable (CI_EN) is used to turn off the CI input when it is not being used. Serialized data bits are output from the DO output, starting in ascending order, from parallel input bit DI-0. The number of serialized data bits output per data clock cycle is determined by the multiplexing ratio M. For values of M less than or equal to 10, the cascade input (CI) is not used, and only the first M parallel input bits (DI-0 thought DI-[M-1]) are used. For values of M greater than 10, all ten parallel input bits (DI-0 though DI-9) are used, and the cascade input is used to shift in the remaining data bits from additional SN65LVDS151 serializers. Table 2 shows which input data bits are used as a function of the multiplier M.
The three parts on the right have similar specifications to SN65LVDS151.
-
ImagePart NumberManufacturerNumber of receiversNumber of transmittersSupply voltage (nom) (V)Signaling rate (max) (MBps)IEC 61000-4-2 contact (±V)Fault protection (V)Common-mode range (V)Number of nodesIsolatedSupply current (max) (μA)RatingOperating temperature range (°C)FunctionProtocolsSupply voltage (V)Input signalOutput signalDuplexView Compare
-
SN65LVDS151-------------------
-
40540None-10 to 15-7 to 1232No70000Catalog-40 to 85------
-
11--------Catalog-40 to 85BufferMuxIt3.3LVDSLVDS-
-
11510None-10 to 15-7 to 1232No70000Catalog-40 to 105-----Half
Popular Search Part Number
Related Keywords
Search Tags
Latest News
-
13 October 2023
LM3481MM NOPB Converter Features, Pin Configuraiton and Other Details
Ⅰ. Overview of LM3481MM/NOPBⅡ. Symbol and footprint of LM3481MM/NOPBⅢ. Technical parameters of LM3481MM/NOPBⅣ. Features of LM3481MM/NOPBⅤ. Pin configuration of LM3481MM/NOPBⅥ. Application of LM3481MM/NOPBⅦ. How to improve the efficiency... -
16 October 2023
What Is H1102N Pulse Ethernet Transformer?
Ⅰ. What is a transformer?Ⅱ. Overview of H1102NLⅢ. Pin configuration, symbol and footprint of H1102NLⅣ. Technical parameters of H1102NLⅤ. Features of H1102NLⅥ. Working principle of H1102NLⅦ. Dimensions and... -
16 October 2023
BD139 Transistor Equivalent, Technical Parameters and Applications
Ⅰ. Overview of BD139Ⅱ. BD139 symbol, footprint and pin configurationⅢ. Technical parameters of BD139Ⅳ. Features of BD139Ⅴ. Working principle of BD139 transistorⅥ. Circuit of BD139 transistor power amplifierⅦ.... -
17 October 2023
IRFP250 Transistor Equivalent, Pin Configuration, Working Principle and More
Ⅰ. Overview of IRFP250Ⅱ. Symbol, footprint and pin configuration of IRFP250Ⅲ. Technical parameters of IRFP250Ⅳ. What are the features of IRFP250?Ⅴ. Working principle of IRFP250Ⅵ. Applications of IRFP250Ⅶ....
Help you to save your cost and time.
Reliable package for your goods.
Fast Reliable Delivery to save time.
Quality premium after-sale service.