ADI AD8403AN10

Potentiometer; Digital to Analog; 8 Bits (Min.); 24; PDIP; 4; 0 to 5.5 V
Digital Potentiometer 256POS 10kOhm Quad 24-Pin PDIP N Tube
Digital Potentiometer, 4 Func, 10000ohm, 3-wire Serial Control Interface, 256 Positions, CMOS, PDIP24
DIGITAL POT, NON VOLT, 10 KOHM, DIP-24
IC DGTL POT 10KOHM 256TAP 24DIP
IC POT DIG QUAD 10K 8BIT 24DIP
French Electronic Distributor since 1988
QUAD 8-BIT POTENTIOMETER, TUBE
The AD8400/AD8402/AD8403 provide a single, dual or quad channel, 256 position digitally controlled variable resistor (VR) device. These devices perform the same electronic adjustment function as a potentiometer or variable resistor. The AD8400 contains a single variable resistor in the compact SO-8 package. The AD8402 contains two independent variable resistors in saving SO-14 surface mount package. The AD8403 contains four independent variable resistors in 24-lead PDIP, SOIC and TSSOP packages. Each part contains a fixed resistor with a wiper contact that taps the fixed resistor value at a point determined by a digital code loaded into the controlling serial input register. The resistance between the wiper and either endpoint of the fixed resistor varies linearly with respect to the digital code transferred into the VR latch. Each variable resistor offers a completely programmable value of resistance, between the A terminal and the wiper or the B terminal and the wiper. The fixed A to B terminal resistance of 1 kO, 10 kO, 50 kO or 100 kO has a ±1% channel-to-channel matching tolerance with a nominal temperature coefficient of 500 ppm/°C. A unique switching circuit minimizes the high glitch inherent in traditional switched resistor designs avoiding any make-before-break or break-before-make operation. Each VR has its own VR latch that holds its programmed resistance value. These VR latches are updated from an SPI compatible serial-to-parallel shift register that is loaded from a standard 3-wire serial-input digital interface. Ten data bits make up the data word clocked into the serial input register. The data word is decoded where the first two bits determine the address of the VR latch to be loaded, the last eight bits are data. A serial data output pin at the opposite end of the serial register allows simple daisy-chaining in multiple VR applications without additional external decoding logic.